

# RAM Mapping 64×8 LCD Controller for I/O MCU

# PATENTED PAT No.: 099352

#### **Technical Document**

Application Note

#### **Features**

- Operating voltage: 2.7V~5.2V
- · Built-in RC oscillator
- External 32.768kHz crystal or 32kHz frequency source input
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 64×8 patterns, 8 commons, 64 segments
- Built-in internal resistor type bias generator
- 3-wire serial interface
- · 8 kinds of time base or WDT selection
- Time base or WDT overflow output

- · Built-in LCD display RAM
- · R/W address auto increment
- Two selectable buzzer frequencies (2kHz or 4kHz)
- Power down command reduces power consumption
- · Software configuration feature
- · Data mode and Command mode instructions
- · Three data accessing modes
- · VLCD pin to adjust LCD operating voltage
- 100-pin QFP package

## **General Description**

HT1625 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 512 patterns ( $64\times8$ ). It also supports serial interface, buzzer sound, Watchdog Timer or time base timer functions. The HT1625 is a memory mapping and multi-function LCD controller. The software configuration feature of the


HT1625 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1625. The HT162X series have many kinds of products that match various applications.

#### **Selection Table**


HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.	_	√	√	_	√	√	√
Crystal Osc.	√	√	_	√	√	<b>V</b>	√



## **Block Diagram**




## **Pin Assignment**





## **Pad Assignment**



Chip size:  $118 \times 128 \text{ (mil)}^2$ 

<sup>\*</sup> The IC substrate should be connected to VDD in the PCB layout artwork.

# Pad Coordinates Unit: μm

Pad No.	Х	Υ	Pad No.	Х	Υ
1	-1399.087	1514.994	45	1396.978	-1327.281
2	-1399.087	1415.973	46	1396.978	-1228.182
3	-1399.087	1316.263	47	1396.978	-1082.807
4	-1399.087	1140.800	48	1396.978	-983.707
5	-1399.087	876.062	49	1396.978	-798.327
6	-1399.087	684.333	50	1396.978	-699.227
7	-1399.087	585.273	51	1396.978	-513.846
8	-1399.087	486.214	52	1396.978	-414.747
9	-1399.087	387.114	53	1396.978	-229.367
10	-1400.132	237.773	54	1396.978	-130.266
11	-1400.132	87.535	55	1396.978	55.114
12	-1400.132	-53.536	56	1396.978	154.214
13	-1400.132	-152.637	57	1396.978	339.594
14	-1400.132	-251.656	58	1396.978	438.693
15	-1400.132	-350.758	59	1396.978	624.073
16	-1400.132	-449.776	60	1396.978	723.173
17	-1400.132	-548.878	61	1396.978	908.553
18	-1400.132	-647.896	62	1396.978	1007.654
19	-1400.132	-1401.530	63	1396.978	1193.033
20	-1254.633	-1523.957	64	1396.978	1292.134
21	-1155.531	-1523.957	65	1364.057	1521.618
22	-1056.513	-1523.957	66	1172.328	1521.618
23	-957.411	-1523.957	67	1073.228	1521.618
24	-858.392	-1523.957	68	881.497	1521.618
25	-759.292	-1523.957	69	782.397	1521.618
26	-660.272	-1523.957	70	590.667	1521.618
27	-561.172	-1523.957	71	485.994	1521.618
28	-462.153	-1523.957	72	386.972	1521.618
29	-363.052	-1523.957	73	287.874	1521.618
30	-264.033	-1523.957	74	188.852	1521.618
31	-164.932	-1523.957	75	89.753	1521.618
32	-65.912	-1523.957	76	-9.267	1521.618
33	33.188	-1523.957	77	-108.367	1521.618
34	132.208	-1523.957	78	-207.387	1521.618
35	231.309	-1523.957	79	-306.487	1521.618
36	330.328	-1523.957	80	-405.508	1521.618
37	429.159	-1523.957	81	-504.607	1521.618
38	614.539	-1523.957	82	-603.628	1521.618
39	713.638	-1523.957	83	-702.727	1521.618
40	899.018	-1523.957	84	-801.747	1521.618
41	998.119	-1523.957	85	-900.846	1521.618
42	1183.499	-1523.957	86	-999.868	1521.618
43	1396.978	-1525.401	87	-1098.967	1521.618
44	1396.978	-1426.302			



# **Pad Description**

Pad No.	Pad Name	I/O	Description
1	RD	I	READ clock input with pull-high resistor. Data in the RAM of the HT1625 are clocked out on the falling edge of the $\overline{RD}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
2	WR	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1625 on the rising edge of the $\overline{WR}$ signal.
3	DATA	I/O	Serial data input or output with pull-high resistor
4	VSS	_	Negative power supply, ground
5	OSCI	ı	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to
6	osco	0	generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
7	VDD	_	Positive power supply
8	VLCD	I	LCD operating voltage input pad.
9	ĪRQ	0	Time base or Watchdog Timer overflow flag, NMOS open drain output
10, 11	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
12~14	T1~T3	ı	Not connected
15~22	COM0~COM7	0	LCD common outputs
23~86	SEG0~SEG63	0	LCD segment outputs
87	<del>CS</del>	I	Chip selection input with pull-high resistor. When the $\overline{CS}$ is logic high, the data and command read from or write to the HT1625 are disabled. The serial interface circuit is also reset. But if the $\overline{CS}$ is at logic low level and is input to the $\overline{CS}$ pad, the data and command transmission between the host controller and the HT1625 are all enabled.

# **Absolute Maximum Ratings**

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input VoltageV <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V	Operating Temperature25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

# D.C. Characteristics

Ta=25°C

			Test Conditions				
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	_	2.7	_	5.2	V
			No load or LCD ON	_	155	310	μА
I <sub>DD1</sub>	Operating Current	5V	On-chip RC oscillator	_	260	420	μА
	0	3V	No load or LCD ON	_	150	310	μА
I <sub>DD2</sub>	Operating Current	5V	Crystal oscillator	_	250	420	μА
	0	3V	No load or LCD OFF	_	8	30	μА
I <sub>DD11</sub>	Operating Current	5V	On-chip RC oscillator	_	20	60	μА
	On a matin at Commont	3V	No load or LCD OFF	_	_	20	μА
I <sub>DD22</sub>	Operating Current	5V	Crystal oscillator	_	_	35	μА
	Otan dhi Oiment	3V	No local Davison davis social	_	1	12	μА
I <sub>STB</sub>	Standby Current	5V	No load, Power down mode	_	2	24	μА
V	Innet I am Valtage	3V	DATA, WR, CS, RD	0	_	0.6	V
V <sub>IL</sub>	Input Low Voltage	5V	DATA, WR, CS, RD	0	_	1.0	V
V	Innest High Voltage	3V	DATA, WR, CS, RD	2.4	_	3	V
V <sub>IH</sub>	Input High Voltage	5V	DATA, WR, CS, RD	4.0	_	5	V
	<del></del>	3V	V <sub>OL</sub> =0.3V	0.9	1.8	_	mA
I <sub>OL1</sub>	$BZ, \overline{BZ}, \overline{IRQ}$	5V	V <sub>OL</sub> =0.5V	1.7	3	_	mA
	BZ, <del>BZ</del>	3V	V <sub>OH</sub> =2.7V	-0.9	-1.8	_	mA
I <sub>OH1</sub>	BZ, BZ	5V	V <sub>OH</sub> =4.5V	-1.7	-3	_	mA
1	DATA	3V	V <sub>OL</sub> =0.3V	0.9	1.8	_	mA
I <sub>OL1</sub>	DATA	5V	V <sub>OL</sub> =0.5V	1.7	3	_	mA
1	DATA	3V	V <sub>OH</sub> =2.7V	-0.9	-1.8	_	mA
I <sub>OH1</sub>	DATA	5V	V <sub>OH</sub> =4.5V	-1.7	-3	_	mA
1	LCD Common Sink Current	3V	V <sub>OL</sub> =0.3V	80	160	_	μА
I <sub>OL2</sub>	LCD Common Sink Current	5V	V <sub>OL</sub> =0.5V	180	360	_	μΑ
1	LCD Common Source Current	3V	V <sub>OH</sub> =2.7V	-40	-80	_	μΑ
I <sub>OH2</sub>	LCD Common Source Current	5V	V <sub>OH</sub> =4.5V	-90	-180	_	μΑ
	LOD Commont Circle Commont	3V	V <sub>OL</sub> =0.3V	50	100	_	μΑ
I <sub>OL3</sub>	LCD Segment Sink Current	5V	V <sub>OL</sub> =0.5V	120	240		μΑ
la	LCD Segment Source Current	3V	V <sub>OH</sub> =2.7V	-30	-60	_	μΑ
I <sub>OH3</sub>	LCD Segment Source Current	5V	V <sub>OH</sub> =4.5V	-70	-140	_	μΑ
P	Bull high Posistor	3V	DATA, WR, CS, RD	100	200	300	kΩ
R <sub>PH</sub>	Pull-high Resistor	5V	DATA, WK, CO, KD	50	100	150	kΩ

# A.C. Characteristics

Ta=25°C

Cumbal	Parameter		Test Conditions	Min	Time	Max	Unit	
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
f <sub>SYS1</sub>	System Clock	5V	On-chip RC oscillator	24	32	40	kHz	
f <sub>SYS2</sub>	System Clock	_	External clock source	_	32	_	kHz	
f <sub>LCD1</sub>	LCD Frame Frequency	5V	On-chip RC oscillator	48	64	80	Hz	
f <sub>LCD2</sub>	LCD Frame Frequency		External clock source	_	64		Hz	



Baramatar		Test Conditions	Min	Tun	May	Hoit	
Parameter	$V_{DD}$	Conditions	win.	iyp.	wax.	Unit	
LCD Common Period	_	n: Number of COM	_	n/f <sub>LCD</sub>	_	sec	
Sovial Data Clask (WD Din)	3V	Duty avala 50%	4	_	150	kHz	
Serial Data Clock (WR Pill)	5V	Duty cycle 50%	4	_	300	kHz	
Sorial Data Clock (PD Din)	3V	Duty avala 50%	_		75	kHz	
Serial Data Clock (RD Pill)	5V	Duty cycle 50%	1	_	150	kHz	
Serial Interface Reset Pulse Width (Figure 3)	_	CS	700	800	_	ns	
	2) /	Write mode	3.34	_	125	μs	
WR, RD Input Pulse Width (Figure 1)	3V	Read mode	6.67	_	_		
	5V	Write mode	1.67	_	125	μs	
		Read mode	3.34	_	_		
Rise or Fall Time Serial Data Clock Width (Figure 1)		_	_	120	160	ns	
Setup Time for DATA to WR, RD Clock Width (Figure 2)	_	_	60	120	_	ns	
Hold Time for DATA to WR, RD Clock Width (Figure 2)	_	_	700	800	_	ns	
Setup Time for CS to WR, RD Clock Width (Figure 3)	_	_	500	600	_	ns	
Hold Time for CS to WR, RD Clock Width (Figure 3)	_	_	50	100	_	ns	
Tone Frequency (2KHz)	E\/	On ship DC socillates	1.5	2.0	2.5	kHz	
Tone Frequency (4KHz)	υσν	On-chip RC oscillator	3.0	4.0	5.0	kHz	
V <sub>DD</sub> OFF Times (Figure 4)		VDD drop down to 0V	20	_	_	ms	
V <sub>DD</sub> Rising Slew Rate (Figure 4)	_		0.05	_	_	V/ms	
	Serial Data Clock (WR Pin)  Serial Data Clock (RD Pin)  Serial Interface Reset Pulse Width (Figure 3)  WR, RD Input Pulse Width (Figure 1)  Rise or Fall Time Serial Data Clock Width (Figure 1)  Setup Time for DATA to WR, RD Clock Width (Figure 2)  Hold Time for DATA to WR, RD Clock Width (Figure 2)  Setup Time for CS to WR, RD Clock Width (Figure 3)  Hold Time for CS to WR, RD Clock Width (Figure 3)  Tone Frequency (2KHz)  Tone Frequency (4KHz)  VDD OFF Times (Figure 4)	No   Common Period   Serial Data Clock (WR Pin)   3V   5V   Serial Data Clock (RD Pin)   5V   5V   Serial Interface Reset Pulse Width (Figure 3)   3V   5V   Serial Interface Reset Pulse Width (Figure 1)   5V   5V   Serial Interface Reset Pulse Width (Figure 1)   5V   Serial Interface Reset Pulse Width (Figure 1)   5V   Figure 1   5V   Setup Time for DATA to WR, RD   Clock Width (Figure 2)   Clock Width (Figure 2)   Clock Width (Figure 2)   Setup Time for CS to WR, RD Clock Width (Figure 3)   Clock Width (Figure 3)   Clock Width (Figure 3)   Tone Frequency (2KHz)   5V   Tone Frequency (4KHz)   Clock Figure 4   Clock Figure 5   Clock Figure 4   Clock Figure 5   Clock Figure 5   Clock Figure 6   Clock Figure 6   Clock Figure 7   Clock Figure 7	Note	Note	Note	Name	

- Note: 1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.
  - 2. If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.





Figure 1






Figure 3



Figure 4 Power-on Reset Timing



#### **Functional Description**

#### Display memory - RAM structure

The static display RAM is organized into 128×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

#### Time base and Watchdog Timer - WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR

, WDT DIS/EN/CLR and  $\overline{IRQ}$  EN/DIS are independent from each other. Once the WDT time-out occurs, the  $\overline{IRQ}$  pin will remain at logic low level until the CLR WDT or the  $\overline{IRQ}$  DIS command is issued.


If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

#### **Buzzer tone output**

A simple tone generator is implemented in the HT1625. The tone generator can output a pair of differential driving signals on the BZ and  $\overline{\text{BZ}}$  which are used to generate a single tone.


#### **Command format**

The HT1625 can be configured by the software setting. There are two mode commands to configure the HT1625 resource and to transfer the LCD display data.



Data 4 Bits (D3, D2, D1, D0)

RAM mapping



Timer and WDT configurations





The following are the data mode ID and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100


If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the  $\overline{\text{CS}}$  pin should be set to "1" and the previous operation mode will be reset also. The  $\overline{\text{CS}}$  pin returns to "0", a new operation mode ID should be issued first.

Name Command Code		Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz

## **Timing Diagrams**

DATA

READ mode (command code: 110)



0 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0

Data (MA+1)

Data (MA+2)

Data (MA)





RD

DATA

# WRITE mode (command code: 1 0 1) CS WR 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 DATA Memory Address 1 (MA1) Data (MA1) Memory Address 2 (MA2) WRITE mode (successive address writing) cs WR 1 0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0 DATA Memory Address (MA) Data (MA) Data (MA+1) Data (MA+2) Data (MA+3) READ-MODIFY-WRITE mode (command code: 101) cs WR $\overline{\text{RD}}$ 0 1 86 85 84 83 82 81 80 00 01 02 03 00 01 02 03 0 0 01 02 03 1 0 1 86 85 84 83 82 81 80 00 01 02 03 DATA Memory Address 2 (MA2) Memory Address 1 (MA1) Data (MA1) Data (MA1) READ-MODIFY-WRITE mode (successive address accessing) $\overline{\text{CS}}$ WR

Data (MA)


Memory Address (MA)

0 1 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 D3 D0


Data (MA)

Data (MA+1) Data (MA+1)

## Command mode (command code: 100)




## Mode (data and command mode)





# **Application Circuits**



Note: The connection of  $\overline{\text{IRQ}}$  and  $\overline{\text{RD}}$  pin can be selected depending on the requirement of the MCU.

The voltage applied to  $V_{\text{LCD}}$  pin must be lower than  $V_{\text{DD}}$ .

Adjust VR to fit LCD display, at  $V_{DD}$ =5V,  $V_{LCD}$ =4V, VR=15k $\Omega$ ±20%.

Adjust R (external Pull-high resistance) to fit user's time base clock.

## **Instruction Set Summary**

Name	ID	Command Code	D/C	Function	Def.
READ	110	A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD display	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	С	Clear the contents of the WDT stage	
RC 32K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT (XTAL) 32K	100	0001-11XX-X	С	System clock source, external 32kHz clock source or crystal oscillator 32.768kHz	

Name	ID	Command Code	D/C	Function	Def.
TONE 4K	100	010X-XXXX-X	С	Tone frequency output: 4kHz	
TONE 2K	100	0110-XXXX-X	С	Tone frequency output: 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
ĪRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-0000-X	С	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-0001-X	С	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	С	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	100	101X-0011-X	С	Time base clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-0100-X	С	Time base clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-0101-X	С	Time base clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-0110-X	С	Time base clock output: 64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-0111-X	С	Time base clock output: 128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X: Don't care

A6~A0 : RAM address D3~D0 : RAM data


D/C : Data/Command mode
Def. : Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1625 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1625.



# **Package Information**

# 100-pin QFP (14mm×20mm) Outline Dimensions



Complete	Dimensions in mm					
Symbol	Min.	Nom.	Max.			
A	18.50	_	19.20			
В	13.90	_	14.10			
С	24.50	_	25.20			
D	19.90	_	20.10			
Е	_	0.65	_			
F	_	0.30	_			
G	2.50	_	3.10			
Н	_	_	3.40			
I	_	0.10	_			
J	1	_	1.40			
K	0.10	_	0.20			
α	0°	_	7°			



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

#### Holtek Semiconductor Inc. (Shanghai Sales Office)

G Room, 3 Floor, No.1 Building, No.2016 Yi-Shan Road, Minhang District, Shanghai, China 201103

Tel: 86-21-5422-4590 Fax: 86-21-5422-4705 http://www.holtek.com.cn

#### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

## Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752

Fax: 86-10-6641-0125

#### Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

## Copyright © 2008 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.